[Oberon] FPGA - nRF24L01 connection

Jörg joerg.straube at iaeth.ch
Fri Apr 6 15:53:16 CEST 2018


Sorry, I meant SCC.Start ☹ Stupid me!
Jörg

-----Original Message-----
From: Oberon [mailto:oberon-bounces at lists.inf.ethz.ch] On Behalf Of Jörg
Sent: Friday, April 06, 2018 2:47 PM
To: 'ETH Oberon and related systems' <oberon at lists.inf.ethz.ch>
Subject: Re: [Oberon] FPGA - nRF24L01 connection

Please study Net.Start
You will see that the channel is selected according to the HW switches you set.
If you want to set it to a fixed channel, you have to change the initialization in Net.Start
br
Jörg


-----Original Message-----
From: Oberon [mailto:oberon-bounces at lists.inf.ethz.ch] On Behalf Of Tomas Kral
Sent: Friday, April 06, 2018 2:41 PM
To: oberon at lists.inf.ethz.ch
Subject: Re: [Oberon] FPGA - nRF24L01 connection

On Thu, 5 Apr 2018 15:23:23 +0200
Jörg <joerg.straube at iaeth.ch> wrote:

> - the module SCC.Mod is the wireless driver.
> - the module Net.Mod implements a simple file transfer

Hi Joerg,

Thank you, now studying `nRF24L01' specs, as once encouraged by Paul
Reed. Still with little understanding. I wish to make a simple echo
test, between Oberon and RPI over wireless.

================ SPI Configuration ================
CSN Pin  	 = CE0 (PI Hardware Driven)
CE Pin  	 = Custom GPIO25
Clock Speed	 = 8 Mhz 

The gateway seems transmitting at 8Mhz channel as above, correct?
What frequency channel is used by Oberon?

Many thanks.

-- 
Tomas Kral <thomas.kral at email.cz>
--
Oberon at lists.inf.ethz.ch mailing list for ETH Oberon and related systems
https://lists.inf.ethz.ch/mailman/listinfo/oberon

--
Oberon at lists.inf.ethz.ch mailing list for ETH Oberon and related systems
https://lists.inf.ethz.ch/mailman/listinfo/oberon



More information about the Oberon mailing list