[Oberon] Oberon FPGA hardware point of view
Jan de Kruyf
jan.de.kruyf at gmail.com
Thu Aug 9 15:15:29 CEST 2018
Thats the spirit, you could have landed in a worse place.
On Thu, Aug 9, 2018 at 2:32 PM, Liam Proven <lproven at gmail.com> wrote:
> On Wed, 8 Aug 2018 at 19:48, Jan de Kruyf <jan.de.kruyf at gmail.com> wrote:
> > > But modern embedded controllers can be 64-bit RISC chips with a few
> > > gig of RAM. They are not your grandad's AVR Atmegas.
> > I like that statement!
> > And shortly we will have 128-bitters with many gigs of RAM and we will
> still be programming them. AND also in Ada.
> > But in all seriousness Liam. I do not mean to offend you. It is just
> that I found that on the present job the AVR - Ada combination reduces my
> foot print / cost by 75 % (roughly) with the same throughput as a "modern"
> embedded solution.
> > Enjoy C++
> I'm very glad to hear it.
> And please don't take me as a C/C++/etc. enthusiast or advocate. In
> fact, the reverse is true. Thus my interest in Oberon!
> Liam Proven - Profile: https://about.me/liamproven
> Email: lproven at cix.co.uk - Google Mail/Hangouts/Plus: lproven at gmail.com
> Twitter/Facebook/Flickr: lproven - Skype/LinkedIn: liamproven
> UK: +44 7939-087884 - ČR (+ WhatsApp/Telegram/Signal): +420 702 829 053
> Oberon at lists.inf.ethz.ch mailing list for ETH Oberon and related systems
-------------- next part --------------
An HTML attachment was scrubbed...
More information about the Oberon