[Oberon] Re (2): Re (2): Current Oberon System

[Aubrey.McIntosh at Alumni.UTexas.Net]

In my case, there was 1 pin that had different requirements.  I think I
replaced ROM with FeRAM, and had to run a read/write control line from
somewhere else on the board.



On Thu, Dec 20, 2012 at 12:26 PM, <peasthope at shaw.ca> wrote:

> Aubrey and others,
>
> From:   <Aubrey.McIntosh at Alumni.UTexas.Net>
> Date:   Mon, 17 Dec 2012 18:36:25 -0600
> > Are you thinking about laying out a board?
>
> That would be unrealistic, for me at least.
>
> Just wonder whether any FeRAM can easily replace DRAM on a system
> board.  Or how different are circuitries to support FeRAM and to
> support DRAM?  Is there such a thing as a FeRAM drop-in replacement
> for DRAM?
>
> Thanks,                     ... Peter E.
>
> --
> 123456789 123456789 123456789 123456789 123456789 123456789 123456789 12
> Tel +13606390202  Bcc: peasthope at shaw.ca  http://carnot.yi.org/
> "http://members.shaw.ca/peasthope/index.html#Itinerary "
>
>
> --
> Oberon at lists.inf.ethz.ch mailing list for ETH Oberon and related systems
> https://lists.inf.ethz.ch/mailman/listinfo/oberon
>



-- 
Aubrey McIntosh, Ph.D.
211 E. 5th St.
Morris MN 56267
(512)-348-7401
-------------- next part --------------
An HTML attachment was scrubbed...
URL: https://lists.inf.ethz.ch/pipermail/oberon/attachments/20121220/a8e24c1e/attachment.html