[Oberon] Re (2): Re (2): Other CONST.

[Jörg]

Hi

My view:
Adding more memory is not the issue, the memory's timing is the issue.
These days, the memory of the mentioned sizes are DRAMs. RISC-5 as of today uses much faster SRAM.
If you want to add more memory, you need to implement some sort of cache mechanism in RISC5Top.v to buffer/shorten the slow DRAM timings.
In addition you have to rework the Display driver because VGA display timings are given and have to be coordinated with the slower memory timings: either keep the display in SRAM or fetch a complete line from DRAM during HSYNC.

All this can be done but is effort.

br
Jörg

Am 07.01.19, 04:09 schrieb "oberon-bounces at lists.inf.ethz.ch im Auftrag von peter at easthope.ca" <oberon-bounces at lists.inf.ethz.ch im Auftrag von peter at easthope.ca>:

    > ... develop a particular System and it applications, and then 
    > assess how much memory is really needed to run it on real hardware.
    
    Exactly.
    
    Obvious request: if you succeed to make a "release", with 8 or 16 MB 
    for example, would be nice to post some directions for others with 
    similar interest.
    
    Regards,                           ... Lyall E.
    
    -- 
    Message composed and transmitted by software designed to avoid the 
    complication, overhead and vulnerability of antivirus software.
    
    123456789 123456789 123456789 123456789 123456789 123456789 123456789
    Tel: +1 360 639 0202                                  +1 
    http://easthope.ca/Peter.html              Bcc: peter at easthope. ca
    --
    Oberon at lists.inf.ethz.ch mailing list for ETH Oberon and related systems
    https://lists.inf.ethz.ch/mailman/listinfo/oberon