[Oberon] Re (2): BRAM

[Jörg Straube]

Peter Lyall

In the newest RISC-5 implementation the CPU‘s registers are stored in BRAM. See Registers.v
If in the future a cache will be implemented to enable DRAM (iso SRAM), this L1 cache might be implemented in BRAM as well.

Jörg

Am 09.02.2019 um 21:30 schrieb <peter at easthope.ca> <peter at easthope.ca>:

>> Field-programmable gate arrays (FPGAs), ie chips full of uncommitted logic
>> building-blocks ...
> 
> Yes, your explanation is very helpful.  Thanks,   ... L.
> 
> -- 
> Message composed and transmitted by software designed to avoid the 
> complication and vulnerability of antivirus software.
> 
> 123456789 123456789 123456789 123456789 123456789 123456789 123456789
> Tel: +1 360 639 0202                                  +1 
> http://easthope.ca/Peter.html              Bcc: peter at easthope. ca
> --
> Oberon at lists.inf.ethz.ch mailing list for ETH Oberon and related systems
> https://lists.inf.ethz.ch/mailman/listinfo/oberon