[Oberon] Cache

[Jörg]

For a LD/ST you need two cycles, with a L0 cache I could imagine this should be doable (in most cases) in one cycle...

Jörg

Am 15.02.19, 19:25 schrieb "Oberon im Auftrag von Paul Reed" <oberon-bounces at lists.inf.ethz.ch im Auftrag von paulreed at paddedcell.com>:

    Hi Joerg,
    
    > Format 2   49%  memory instructions (LDR/STR)  (<-- cache would really be
    > great!!)
    
    I'm not sure what you mean, why would cache be great?  Wouldn't it slow
    things down to add another layer?
    
    Cheers,
    Paul
    
    
    --
    Oberon at lists.inf.ethz.ch mailing list for ETH Oberon and related systems
    https://lists.inf.ethz.ch/mailman/listinfo/oberon