[Oberon] RISC5 Architecture

Joerg joerg.straube at iaeth.ch
Wed Jan 6 17:28:48 CET 2021



 - Anything that is not specified is intentionally left so.
   Implement at your free choice. This will severely hamper
   exchanging software, especially in binary form.


If you use Files (as the compiler does) this is not true. Files has its own presentation layer. Files.WriteInt does NOT just dump the internal (endian) presentation in a file!! It always uses little endian independent on the internal HW endianness.

 - Take NW's implementation and analyze the circuits (or
   just try it out). This promotes his implementation to
   a "reference design".


This was my approach. I found some discrepancies in the behavior of the FPGA HW and some emulators. Eg. FLOOR(x),  x >= 2^25.




-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.inf.ethz.ch/pipermail/oberon/attachments/20210106/022a03cc/attachment.html>

More information about the Oberon mailing list