[Oberon] How is RTOS involved in running Linux on RISC-V?
Liam Proven
lproven at gmail.com
Sat Jul 4 17:20:57 CEST 2026
On Mon, 29 Jun 2026 at 16:32, <peter at easthope.ca> wrote:
>
> Google explained that the two can coexist on a multi-core RISC-V with
> RTOS handling some hardware level tasks.
If this is Google's automatic-idiocy bot, DO NOT TRUST IT. Never ever
trust anything from an LLM bot.
I have seen posts about a highly experimental Raspberry Pi OS
experiment which ran NetBSD on one Arm core and RISC OS on another.
However the thing is that the RasPi is not an Arm computer. It is a
VideoCore running ThreadX with an Arm co-processor. So this technique
might not scale. Also, Risc OS is inherently single-core so that makes
life a tiny bit easier... two SMP OSes would be highly tricky.
On a related note, I do not like Youtube, but this talk is highly relevant.
https://www.youtube.com/watch?v=36myc8wQhLo
https://www.usenix.org/conference/osdi21/presentation/fri-keynote
Note -- he's from the same home as Oberon.
--
Liam Proven ~ Profile: https://about.me/liamproven ~ LinkedIn/X/FB: lproven
Email: lproven at cix.co.uk ~ Google: lproven at gmail.com
IoM: (+44) 7624 227612: UK: (+44) 7939-087884
Czech [+ WhatsApp/Telegram/Signal]: (+420) 702-829-053
More information about the Oberon
mailing list