[Oberon] QEMU target implementation for Oberon RISC architecture

[Colby Russell]

On 12/30/19 9:11 AM, Charles Perkins wrote:
> Sometimes I am too clever for my own good. I thought I saw a way out 
> of the name confusion. I'll make it clear that RISC5 is the correct 
> name for the architecture.

In my personal notes, I've sometimes referred to it as RISC-W.

-- 
Colby Russell

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.inf.ethz.ch/pipermail/oberon/attachments/20191231/6b9e6ffc/attachment.html>