Hi, I have managed to trigger a TRAP condition for the first time on FPGA Oberon V5. I am curious to see some verbatim of the cause, as I read in the books there should be a small view displayed with call stack sequence. Can this functionality be enabled somehow, as I currently only see a TRAP in system log viewer? Many thanks Tomas