[Oberon] FPGA - Memory Map
Tomas Kral
thomas.kral at email.cz
Wed Dec 13 12:17:58 CET 2017
On Mon, 11 Dec 2017 11:15:21 +0000
Paul Reed <paulreed at paddedcell.com> wrote:
> 1101_1111_1111_0000_00 + 000(0_1000_0000_0)xxx_xx =
> 1111_0111_1111_0xxx_xx
>
> ie byte addresses 0E7F00H-0E7F7FH.
>
> This is indeed the framebuffer address base = 0E7F00H used by the
> Display module.
Hi Paul, thank you.
A nice explanation, I feel a step further to understanding `VID.v'. I
may correct 1110_0111_1111_0xxx_xx ~ 0E7F00H
I still wonder how to compose RGB output, for four 1-bit stacked frames
as opposed to 4-bit, that I have already.
Each 1-pixel color component needs to be fetched from 4 different
buffers in turn then merged to the output.
--
Tomas Kral <thomas.kral at email.cz>
More information about the Oberon
mailing list