[Oberon] Moving oberon to RISCV?

[Jörg]

The good thing with the FPGA approach is, that we have in the meantime several FPGA boards able to run the exactly same Oberon system

(including compiler, graphics, memory, applications...) without changing any line of SW code or adapting the kernel.

Good, you have to adapt your Verilog and pin assignments though...



Jörg



Am 27.07.18, 13:16 schrieb "Oberon im Auftrag von Paul Reed" <oberon-bounces at lists.inf.ethz.ch im Auftrag von paulreed at paddedcell.com>:



    Hi Joerg,

    

    > the myriads of processors out there, the idea was: keep the compiler

    > constant and make it generate code for „his“ RISC-5 processor. By using

    > FPGA, you then „only“ have to implement this processor on a chosen FPGA

    > platform.

    

    No, there was no such idea here, simply the opportunity of being able to

    design an ideal processor architecture for the problem at hand.

    

    See his 80th birthday symposium talk, the last talk at

    

    https://www.video.ethz.ch/conferences/2014/wirth/

    

    I think it's important to bear in mind that for Prof. Wirth the FPGA is

    simply a means to a particular end.

    

    Cheers,

    Paul

    

    

    --

    Oberon at lists.inf.ethz.ch mailing list for ETH Oberon and related systems

    https://lists.inf.ethz.ch/mailman/listinfo/oberon