Am 02.11.18 um 16:03 schrieb Skulski, Wojciech: > This is exactly the picture I would like to see running on FPGA Oberon, but we would need an RISC5 OP2 compiler for this. Or an FPGA Oberon with RISC-V core, a display with more bits and more memory. Peter