[Oberon] FPGA - JTAG programming

[Skulski, Wojciech]

Infinity.
________________________________________
From: Oberon [oberon-bounces at lists.inf.ethz.ch] on behalf of Tomas Kral [thomas.kral at email.cz]
Sent: Monday, January 21, 2019 4:24 PM
To: Oberon at lists.inf.ethz.ch
Subject: [Oberon] FPGA - JTAG programming

Hi,

I often change between different FPGA bit files, doing soft
reprogramming the chip. Just wondering, how many reprogrammings the
Xiling chip can take? Is there a physical limit?

--
Tomas Kral <thomas.kral at email.cz>
--
Oberon at lists.inf.ethz.ch mailing list for ETH Oberon and related systems
https://urldefense.proofpoint.com/v2/url?u=https-3A__lists.inf.ethz.ch_mailman_listinfo_oberon&d=DwICAg&c=kbmfwr1Yojg42sGEpaQh5ofMHBeTl9EI2eaqQZhHbOU&r=uUiA_zLpwaGJIlq-_BM9w1wVOuyqPwHi3XzJRa-ybV0&m=IFVAQHLVfK9O7hYIDEwoUGCiCXAQz1bswsdvxSM_Vk4&s=pR9hNf-gPyqvNIMjA5o4mmrg05RquxIIzFvODppE1pk&e=